Abstract-The difficulty to fabricate and control precisely defined doping profiles in the source/drain underlap regions of FinFETs necessitates the use of undoped gate underlap regions as the technology scales down. We present a phenomenon called the gate fringe-induced barrier lowering (GFIBL) in FinFETs with undoped underlap regions. In these FinFETs, we show that the GFIBL can be effectively used to improve I on . We propose the use of high-κ spacers in such FinFETs to enhance the effect of GFIBL and thereby achieve better device and circuit performance. When compared with the underlap FinFETs with Si 3 N 4 spacers, with κ = 20 spacers, we show that it is possible to achieve an 80% increase in I on at iso-I off conditions and a 15% decrease in the inverter delay for a fan-out of four.
Gate Fringe-Induced Barrier Lowering in Underlap
FinFET Structures and Its Optimization
I. INTRODUCTION
A MONG the emerging multiple-gate devices for the sub-32-nm technology nodes, FinFETs are the most promising candidates due to their superior scalability and ease of processing. FinFETs have been demonstrated with both overlap [1] and underlap regions [2] . FinFETs with graded or abrupt gate overlaps show a higher I off as the technologies are scaled down [3] , which suggests that overlap regions need to be carefully optimized in these devices. Due to this reason, the use of underlaps with an optimized graded doping profile has received considerable interest recently [3] , [4] . As we continue to scale down the FinFETs, the fins need to get thinner in order to control short-channel effects (SCEs) [4] . Not only that the doping profiles in such thin fins are difficult to experimentally realize [5] but also that the process variations lead to a large variation in the device characteristics. The use of undoped underlaps with abrupt source/drain junctions seems to be an attractive technology option for the future technology nodes. The effect of underlap length (L UN ) on the dc characteristics of FinFETs with Si 3 N 4 spacers is shown in Fig. 1 induced barrier lowering (GFIBL) in underlap FinFETs. The conclusions from GFIBL suggest that the use of high-κ spacers in FinFETs with undoped underlaps could offer an interesting alternative to improve the device and circuit performance.
II. DEVICE STRUCTURE
We have used a 2-D FinFET structure [ Fig. 2(a) ] with a channel length (L G ) of 20 nm, a fin thickness (T FIN ) of 10 nm, and an effective oxide thickness of 0.75 nm [6] . L UN is kept at 20 nm, and the gate-electrode thickness (T G ) is kept at twice the L G value unless stated otherwise. The source/drain and source/drain extension doping values are kept at 10 20 cm −3 , whereas the channel and underlap doping values are kept at 10 15 cm −3 . The threshold voltage (V T ) of the device is set at about 0.2 V for all the data presented here. The simulations are performed using the Sentaurus design suite [7] with the drift-diffusion mobility, density-gradient quantum correction, and band-to-band tunneling models being turned on.
III. GATE FRINGE-INDUCED BARRIER LOWERING (GFIBL)
GFIBL occurs in FinFETs with undoped underlap regions. The fringing field lines from the gate electrode terminate in the source/drain underlap regions. region. Fig. 2(b) (right) shows that the barrier does not lower completely when V GS = V DD (= 1 V). This barrier lowering in the underlap regions allows more carriers from the source to enter into the channel region, resulting in higher I on [ Fig. 3(a) ], which eventually saturates for T G > 25 nm.
GFIBL is indeed quite different from the FIBL which is observed in high-κ gate dielectrics [8] - [11] . In the FIBL, the additional coupling through the high-κ gate dielectric degrades the SCEs in FinFETs [12] . However, the GFIBL does not degrade V T or subthreshold slope or I off [ Fig. 3(a) ] since it is confined to the undoped underlap regions and does not affect the barrier under the gate. Fig. 3(b) shows that, as the underlap length is decreased, the effect of GFIBL and, hence, the difference in I on with different T G values decrease, vanishing when the S/D regions touch the gate edge.
IV. UNDERLAP FINFETS WITH HIGH-κ SPACERS
We propose the use of high-κ (κ > 7.5) spacers to increase the electric-field coupling between the gate electrode and the underlap regions to further lower the barrier in the source underlap region. Fig. 4 shows that the I on increases with an increasing κ due to the enhanced GFIBL. When compared to Si 3 N 4 (κ = 7.5) spacers, I on increases by about 80% for spacers with κ = 20. I off degrades significantly for κ > 20 as the increase in the electric field on the drain side causes a higher band-to-band tunneling. The I on /I off ratio peaks at κ ≈ 18. As shown in Fig. 5 , the use of high-κ spacers linearly increases the fringe capacitance component of the total gate capacitance C GG . When compared to Si 3 N 4 spacers, C GG increases by about 50% for spacers with κ = 20. The circuit delay which is a function of the load capacitance and the drive current now depends on their relative rate of change with κ. Fig. 5 shows a considerable change in the propagation delay (t P ) for 1 < κ < 20 after which t P saturates. When compared with underlap FinFETs with Si 3 N 4 spacers, with κ = 20 spacers, there is a 15% decrease in the delay of an inverter with a fanout of four. However, in order to offset the capacitance increase in scaling, the high-κ regions in underlap FinFETs need to be carefully optimized.
V. CONCLUSION
We present a new phenomenon called the GFIBL in FinFETs with undoped underlap regions. We further show that the use of high-κ spacers in FinFETs enhances GFIBL, which considerably increases I on . Using an optimal value of κ for the spacers, it is possible to improve the device drive currents by about 80% 
